


Arithmetic and Logic Unit (ALU)

Designing an Adder

- Traditional circuit design: truth table approach
- Cost/Speed tradeoff:
 - n-bit adder: truth table with $2n$ inputs, 2^{2n} rows \rightarrow fast circuit (theoretically), but very costly
 - n 1-bit adders: cheap but slow
 - Tradeoff: n 1-bit adders and additional circuitry to speed up computation



1-bit Adder

$R = x \cdot y + r \cdot (x + y)$
 $= x \cdot y + r \cdot (x \oplus y)$


$S = r \cdot (x' \cdot y + x \cdot y') + r \cdot (x \cdot y + x' \cdot y') = r \oplus x \oplus y$

r	x	y	S	R
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

x	y	$x \oplus y$
0	0	0
0	1	1
1	0	1
1	1	0

Exclusive OR: $\begin{matrix} y \\ x \end{matrix} \oplus x \oplus y$

n-bit Addition/Subtraction




$c=0$: addition
 $c=1$: subtraction

- Subtraction:
 - $X - Y = X + (-Y) = X + Y' + 1$
 - $c = 1 \rightarrow$ no additional adder
- Bottleneck: carry propagation


	r_3	r_2	r_1	r_0	
X	x_3	x_2	x_1	x_0	
Y	$+ y_3$	y_2	y_1	y_0	
Z	r_3	s_3	s_2	s_1	s_0

A Simple 1-bit ALU



Multiplexor:
 select among several inputs

c_1	c_0	m
0	0	m_0
0	1	m_1
1	0	m_2
1	1	m_3




c_1	c_0	ALU
0	0	ADD
0	1	AND
1	0	NOT
1	1	d

- Elementary operations:
 - ADD, AND, NOT
- ALU: Arithmetic and Logic Unit

n-bits ALU

- n 1-bit ALUs
- Embryo of instruction set:

c_1	c_0	ALU
0	0	ADD
0	1	AND
1	0	NOT
1	1	d



Overflow

		1	0	0	
6		0	1	1	0
5	+	0	1	0	1
-5		1	0	1	1

		1	0	0	0
-4		1	1	0	0
-7	+	1	0	0	1
5		1	0	1	0

- Detect overflow in twos-complement ?

Overflow

- Overflow signal $S_{overflow}$ (1=overflow)
- Overflow in twos-complement:
 - $x \leq 0, y \geq 0 \rightarrow$ no overflow possible
 - $x \geq 0, y \leq 0$:
 - ◊ Overflow: $Z=X+Y$ (twos-complement)
 - $Z > 2^{n-1}-1$, et $0 \leq X \leq 2^{n-1}-1, 0 \leq Y \leq 2^{n-1}-1$
 - $\Rightarrow 2^{n-1}-1 < Z \leq 2^n-2$
 - \Rightarrow In twos-complement, negative numbers coded in $[2^{n-1}; 2^n-1]$
 - $\Rightarrow Z$ is negative
 - $x \leq 0, y \leq 0$: same; in case of overflow, Z is positive
- \rightarrow overflow detection criterion

Z_{n-1}	X_{n-1}	Y_{n-1}	$S_{overflow}$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$$S_{overflow} = x_{n-1} \cdot y_{n-1} \cdot z_{n-1} + x_{n-1} \cdot y_{n-1} \cdot z_{n-1}$$

Overflow


- Action upon overflow ?
- Several solutions:
 - Stop program (*TRAP*)
 - ◊ Example: MIPS R3000;
 - Raise a signaling bit such as $S_{overflow}$
 - ◊ Example: Intel x86, Sun SPARC;
 - Do nothing
- Example: using C on a Sun SPARC 32-bits
 - $-2147483648 \cdot (-2^{31}) \rightarrow 2147483647$
 - $(2^{31}-1)$


```
int a=2000000000;
int b=2000000000;
int c;
c=a+b;
printf("%d\n",c);
```


↓

-294967296

```
01110111001101011001010000000000
+01110111001101011001010000000000
-----
11101110011010110010100000000000
```







Speeding Up Carry Propagation

- $n=16$
- Han-Carlson.
- Cost/Performance tradeoff
- Itanium:
 - 64 bits,
 - 0,18 μm ,
 - 482 ps for one addition

