




Computers Evolution - History


History Progressive Convergence




Progressive Convergence











IAS - Example of Operation

$AC \leftarrow AC + M(X)$

$AR \leftarrow PC$
 $DR \leftarrow M(AR)$
 $IR \leftarrow DR(0:7)$
 $AR \leftarrow DR(8:19)$
 $PC \leftarrow PC + 1$
 $DR \leftarrow M(AR)$
 $AC \leftarrow AC + DR$



IAS - Control



IAS - Programming

```

Initializations:
  M(20) ← 5
  M(21) ← 99 (i)
  M(22) ← 1
  M(23) ← 30
  M(30)... M(129) ← a[0]... a[99]

for (i=0; i < 100; i++) {
  a[i] = a[i] + 5
}

M(0): AC ← M(129)      \\ AC ← a[i]
M(1): AC ← AC + M(20)  \\ AC ← AC + 5
M(2): M(129) ← AC      \\ a[i] ← AC
M(3): AC ← M(21)       \\ AC ← i
M(4): AC ← AC - M(22)  \\ AC ← AC - 1
M(5): M(21) ← AC       \\ i ← AC
M(6): if AC ≥ 0 goto 8 \\ if i ≥ 0 PC ← 8
M(7):                  \\ end
M(8): AC ← AC + M(23)  \\ AC ← i + @A (=a[i])
M(9): M(0,8:19) ← AC(0:11) \\ Modify @a[i] in M(0)
M(10): M(2,8:19) ← AC(0:11) \\ Modify @a[i] in M(2)
M(11): goto 0          \\ PC ← 0
    
```

IBM 7094 - Programming

```

for (i=0; i < 100; i++) {
  a[i] = a[i] + 5
}


```

Initializations:
 • M(20) ← 5
 • M(30)... M(129) ← a[0]... a[99]

M(0):	AXT 99,1	\\ X(1) ← 99
M(1):	CLA M(20),0	\\ AC ← 5
M(2):	ADD M(129),1	\\ AC ← AC + M(129-X(1))
M(3):	STO M(129),1	\\ M(129-X(1)) ← AC
M(4):	TXL 6,1,0	\\ if X(1) ≤ 0, PC ← 6
M(5):	TXI 1,1,-1	\\ X(1) ← X(1) - 1, PC ← 1
M(6):	HPR	\\ end

High-Level Languages and Compilers


- FORTRAN (*FOR*mula *TRAN*slation).
 - COBOL (*CO*mmon *B*usiness *O*riented Language).
 - Compilation as efficient as assembly programming
 - Consequences on architecture evolution:
 - Compilers → architect no longer worries about *ease of programming*
 - Transistors and integrated circuits → high increase of architecture performance and capacity
- ⇒ Architecture evolution now essentially determined by quest for more **performance**



Summary


- Programming languages:
 - Widespread use of computers
- Input/Output processors → Batch mode
- 10 to 15 years later (≈1970):
 - Integrated circuits
 - Custom machines → general-purpose machines
 - Computer evolution = evolution of ISA → program binary compatibility issue
 - Growing needs → more memory
 - More complex and multi-user architectures: operating system (tasks and input/output management)
 - Example: IBM S/360.

IBM S/360



IBM S/360 – ISA


- All units in bytes (8 bits):
 - Character representation (8 bits)
 - All data and instruction sizes in bytes
- 32-bit word
- 16 or 32-bit integers
- Variable-Size character strings
- Variable-Size byte lists using BCD (*Binary Coded Decimal*).
- 32, 64 or 128-bit floating-point numbers
- 16 32-bit integer registers (indexing, computations)
- 4 64-bit floating-point registers
- Variable-Size instructions: 2, 4 or 6 bytes
- 5 different operand formats:




⇒ Complex ISA

Microprocessors

- Put whole processor on a single chip
- Initial goal: size, cost
- Current goal: performance, size & cost
- First microprocessor: Intel 4004
- Not the most sophisticated processor architecture




Integrated Circuits Transistors




- Silicon = semiconductor
- Electrical properties modified by positive or negative doping


Integrated Circuits Fabrication



Integrated Circuits Gates




Integrated Circuits Example: 0,13 μ m



- 0,13 μ m process:
 - photolithography: between UV et X-ray
 - Gate length = 0,07 μ m
 - Insulator thickness = 1,5nm
 - Gate delay \approx 7ps


Integrated Circuits Evolution



- The gate length/insulator thickness ratio must remain roughly constant

- Decreasing gate length:
 - \Rightarrow Insulator thickness must decrease
 - \Rightarrow Lower power consumption
 - \Rightarrow Shorter propagation/switching time: better performance
- Photolithography: wavelength must decrease with transistor dimension


Integrated Circuits Evolution



- Moore's law: transistor size divided by two every \sim 24 months
 - \Rightarrow Processor performance roughly doubles every 24 months
- Insulator thickness closed to limit size:
 - \rightarrow Other insulating materials ?
 - \rightarrow Other technologies ?

Année de production	2001	2004	2007	2010	2013	2016
Génération technologique: longueur de ligne dans un réseau d'interconnexions densest (nm)	130	100	65	45	32	22
Surface de cellule DRAM (mm ²)	0.14	0.049	0.03	0.02	0.004	0.001
Longueur physique de grille des microprocesseurs (nm)	65	37	25	18	13	9
Prédiction sur la longueur de grille (nm)	5.3	3.8	2.9	1.9	1.1	0.7
Épaisseur d'un isolant de grille équivalent à SiO ₂ (nm)	13-16	0.9-14	0.6-11	0.5-0.8	0.4-0.6	0.4-0.5
Tension d'alimentation (V)	1.2	1.0	0.7	0.6	0.5	0.4
Vitesse intrinsèques des transistors (ps, 10 ⁻¹² seconde)	1.6	0.99	0.68	0.39	0.22	0.15

Pascal Machine



Source: IEEE
